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In the present work, a CMOS ternary to binary bit conversion technique has been 
proposed using multiple input floating gate MOSFETs. The proposed circuit has been 
implemented in 0.5 µm n-well CMOS technology. The ternary input signals of {-1, 0, 
+1} are represented as -3 V, 0 V and +3 V, respectively. The ternary input is given as a 
combination of any two of the three voltage levels and the 4-bit binary output is 
generated in which the left most bit is sign bit (SB) followed by most significant bit 
(MSB), second significant bit (SSB) and the least significant bit (LSB).  
 The potential on the floating gate can be modified by either capacitive coupling 
with other conductors or by changing the stored charge on the floating gate. After each 
computation for a certain combination of inputs the floating gate carries a specific charge 
which has to be removed, or compensated for in order, to maintain integrity of the next 
computation. The four methods used commonly for modifying stored charge on the 
floating gate are UV radiation, tunneling, channel hot-electron injection and hopping 
through or trapping/de-trapping of charges. A simple method has been presented where 
the residual charge on the floating gate is by-passed and set to a certain biased initial 
value. Based on this initial value for the floating node voltage, the ratios of the values of 
the input capacitors which are capacitively coupled to the floating gate have been 
designed. The design was simulated in PSPICE and the output voltage at each stage of 
the converter was used to back calculate and model the ratios for the input capacitors as 
well as determine the biasing voltage on the floating gate.  
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Chapter 1. Introduction and Literature Search 
 
1.1 Introduction 
Multiple-valued logic (MVL) has more than two discrete logical states and the 
ability to carry additional information in comparison to binary logic [1 - 4]. Though MVL 
has yet to make a place among binary logic design engineers [23] due to difficulty in 
design, ternary and quaternary valued logic have started gaining significance [5 - 8] due 
to ease in design. In this work, an attempt has been made to simplify the ternary-to-binary 
bit conversion design in multiple-input floating gate MOSFETS in CMOS. 
 Ternary values for a system can be {0, 1, 2} (simple unsigned), or can be 
redefined as {-1, 0, +1} (balanced signed). The ternary input signals of {-1, 0, +1} can be 
represented by negative voltage, zero voltage, and positive voltage respectively, as shown 
in Figure 1.1 [8]. In ternary logic for positive numbers the most significant non-zero digit 
is always +1; if negative numbers are considered, then by changing all +1’s to -1’s and 
vice versa, leaving all zeroes unchanged, gives the negative of the corresponding number. 
Hence it follows that addition and subtraction may be performed with the same hardware 
in the balanced ternary system by sign changes of the addend or subtrahend, respectively.  
1.2 Literature Search 
Floating gate MOS circuits have been developed in CMOS processes primarily by using 
two levels of polysilicon [9]. Minch and Hasler [10] have presented a design where only 
one layer of polysilicon is used to build high performance floating gate memories and 
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                                        Figure 1.1. Ternary Input Logic Levels. 
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Mondragon-Torres et al. [11] have proposed well driven floating gate transistors, 
where the floating gate in MOS device is put on top of an n-well. The corresponding 
capacitive equivalent model is shown in Figure 1.2. The n-well provides the noise 
isolation for the floating gate MOSFET from the substrate and can also be used as an 
additional input for the control of threshold voltage or signal modulation. The potential 
on the floating gate can be modified by either capacitive coupling with other conductors 
or by changing the stored charge on the floating gate. The voltage on the floating gate can 








αα                                                                                (1.1)              
where iα = Ci /CT  is the i
th coupling coefficient. Ci represents the capacitance from the ith 
controlling input Vi to the floating gate, N is the number of capacitors and CT is the total 
floating gate capacitance at the floating gate. Wα = CW /CT is the coupling coefficient 
from the well input, Vw, to the floating gate. EQV  is the equivalent voltage due to both the 
charges stored on the floating gate as well as the dc voltages at the source and drain that 
are capacitively coupled to the floating gate. 
 Kucic et al. [12] have discussed the reliability of floating gates in analog systems. 
These are following several methods which may modify the charge stored on the floating 
gate. 
UV Radiation: UV exposure is performed through a glass cover in the package 
and can alter the charge on the floating gate.  
 Tunneling: Fowler Nordheim tunneling through thin oxides can modify the charge 
stored on a floating gate.  
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Channel hot-electron injection: In this process the charge on the floating gate is 
modified when the electron is accelerated due to high electric field at the drain. 
 Hopping through or Trapping/Detrapping: Defects in the oxide create states which 
can be occupied by electrons.  
Ning et al. [13] presented a floating gate ac nulling (FGAN) technique to reduce 
residual charges on the floating gate as shown in Figure 1.3.  Vin1 and Vin2 denote two 
DC terminals and s1 and s2 are switches used to generate AC signals which are 
controlled by a clock. M1 and R form a buffer which is used to measure the voltage on 
the floating gate and M2 is a MOSFET for setting the pre-charge on the floating gate. 
The circuit transforms the ratio of capacitors C1 and C2 to a ratio of voltages. If C1 and 
C2 are perfectly matched then it results in a null AC component of voltage on the floating 
gate, provided Vin1 and Vin2 are at the same voltage level. If the capacitors are 
mismatched then there is an ac component on the floating gate which can be compensated 
only by varying Vin2. The ratio mismatch of the capacitors C1 and C2 can be represented 








































































































Chapter 2. Floating Gate MOSFETs and 
Multiple-Input Floating Gate MOS Inverter 
 
2.1 Basic Structure of a Floating Gate MOSFET 
The basic structure of a floating gate MOSFET is shown in Figure 2.1 [14]. 
Arrays of control gates, which are inputs to the transistor, are formed over the floating 
gate using the second polysilicon layer [9, 15, 16]. The potential on the gate, Фf is 
primarily determined by the capacitance values of the input capacitors and the voltage 




























 and n represents the number of inputs.V1, V2, …,Vn are the input 
signal voltages and C1, C2, …, Cn are the capacitive coupling coefficients between the 
floating gate and the substrate. The net potential on the floating gate is determined as a 
linear sum of all input signals weighted by the capacitive coupling coefficient [18]. The 
voltage signals are directly added at the gate level as shown in equation (2.1). Here the 
substrate potential and floating gate charge are neglected for simplicity. For the transistor 
to turn on, Фf should exceed MOSFET threshold voltage, VTH and vice versa. Hence the 
weighted sum of all the inputs determines the “on” and “off” state of the MOSFET.  
2.2  I-V Characteristics of a Floating Gate n-MOSFET 
The symbol representing an n-type FGMOSFET is shown in Figure 2.2 and the 
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value of 250 fF which is also the unit capacitance is used as the gate input. DC analysis 
cannot be performed under normal circumstances [25, 26] because in SPICE the floating 
gate capacitor treats the DC voltage as an open source. Hence a large resistance is added 
between the floating gate node and ground. DC sweep can now be performed as shown in 
Figure 2.4 and Figure 2.5 and the transfer characteristics of an n-type floating gate 
MOSFET are obtained. 
 
2.3 I-V Characteristics of a Floating Gate p-MOSFET 
 The symbol representing the floating gate p-MOSFET is shown in Figure 2.6[20] 
and the corresponding circuit to obtain its I-V characteristics is shown in Figure 2.7. A 
capacitance value of 250fF which is also the unit capacitance is coupled to the floating 
gate at its input. Contrary to the n-MOSFET the DC voltage source VDS applied at the 
drain of the transistor is changed to a ramp voltage source (0 - 3 V) that would give same 
result as when DC analysis is performed and the circuit is simulated for various values of 
VGS.  Figures 2.8 and 2.9 show the transfer characteristics of the floating gate p-
MOSFET.  
2.4  Multiple-Input Floating Gate CMOS Inverter  
A multiple input floating gate CMOS inverter is shown in Figure 2.10. V1, V2, V3 
… Vn are the input voltages and C1, C2, C3… Cn are corresponding input capacitors. The 
voltage on the floating gate Vin is the multiple valued input voltage which is obtained by 
calculating the weighted sum of all inputs at the floating gate. The switching of the 


























































































                               Figure 2.3. Circuit Diagram for I-V Characterization. 
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sum, is greater than or less than the inverter threshold voltage or inverter switching 
voltage (Фt). The switching voltage is computed from the voltage transfer characteristics 







=                                                                                                                   (2.2) 
Where Фg0 is the input voltage (0 V) at which the output voltage is VDD - 0.1V which 
corresponds to an output of logic ‘1’, and Фs1 is the input voltage (3 V) at which the 
output voltage is 0.1V and corresponds to logic ‘0’.  Hence, the output (Vout) of a multi- 
input floating gate CMOS inverter is [8] 
Vout = HIGH (3 V) if Фg0 < Фs1 
       = LOW (0 V) if Фg0 > Фs1.                                                                                      (2.3) 
Фg0 and Фs1 are obtained from the transfer characteristics of the CMOS inverter. The 
transfer characteristics along with the values for Фg0 and Фs1 are shown in Figure 2.11. 
 
2.5 Variable Threshold Voltage 
            The novelty of the multiple-input floating gate inverter lies in the fact that the 
switching voltage can be varied by altering the values of the capacitors through which the 
inputs are coupled to the gate. Ordinarily, varying the Wp/Wn ratios of the inverter 
achieves the change in threshold voltage. In multiple-input floating gate inverters, 
varying the coupling capacitances to the gate can vary the switching point in DC transfer 
characteristics [24]. The voltage transfer characteristics of multiple-input floating gate 




















































                                                                      
 
                                                                        
 
















                    Figure 2.11. Transfer Characteristics of a Floating Gate CMOS Inverter. 








































Ternary logic system has advantages over the binary system in terms of circuit 
cost and complexity [27]. The balanced ternary logic can be expressed as -1, 0, 1 and can 
be implemented in a standard 3 V CMOS process. The logic -1, 0, 1 is represented as 
three voltage levels -3 V, 0 V, 3 V. Despite the afore mentioned advantages of ternary 
logic system, it has not gained importance in the area of IC design due to the lack of 
effective and efficient interfacing circuits with binary logic systems. This has been the 
primary motivation in attempting to design the ternary-to-binary converter. As an 
example the conversion of a decimal number “-2” for which the corresponding binary 
bits are (1010)2 and the ternary bits are (-1, 1)3 is shown below. The left most bit in the 
binary system i.e.,1, represents the sign bit and the next three bits 010 represent the 
number 2.  
 (-1 x 31) + (1 x 30) = (-3) + (1) = -2 
-2 ≡ 1 0 1 0 
The conversion from ternary-to-binary bits is summarized in Table 3.1 along with the 
decimal representation.In this chapter, the design of the conversion circuit from ternary 
logic to binary logic is presented. The two ternary inputs (MSB, LSB) are coupled 
capacitively to the floating gate through two capacitors and the four binary outputs are 
obtained in the form of sign bit (SB), most significant bit (MSB), second significant bit 
(SSB) and least significant bit (LSB).  
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Note: Ternary bits are represented as (MSB, LSB)3, binary bits are represented as (Sign Bit, 
MSB, SSB, LSB) 
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3.2 Circuit Design for Sign Bit 
The switching threshold voltage Фt is first calculated for an inverter with W/L 
ratio 20.35 µm / 2.1 µm (pMOS) and 4.2 µm / 2.1 µm (nMOS). This value is obtained 
from the voltage transfer characteristics of the inverter by performing DC analysis and 
extracting the values of Фg0 and Фs1 as shown in Figure 3.1. Фg0 and Фs1 are the input 
voltages at which the output of the inverter is VDD - 0.1 V and 0.1 V, respectively and 
these are found to be 1.2094 V and 1.6806 V. Фt is computed by taking the average of  















φ V                 (3.1) 
The floating gate potential diagrams [28, 29] are drawn as the next step in 
designing these circuits as shown in Figure 3.3. 
From Table 3.1, the sign bit is logic HIGH (3 V) for inputs (-1, -1)3 to (0, -1)3 and 
logic LOW (0 V) for inputs (0, 0)3 to (1, 1)3. The floating gate voltage Фf of the inverter 
should be below the switching voltage Фt for inputs (-1, -1)3 to (0, -1)3 and above 
switching voltage for inputs (0, 0)3 to (1, 1)3 [22]. The switching threshold line is marked 
in the floating gate potential diagram for the sign bit.  
The circuit (stage #1) of the sign bit shown in Figure 3.2 is realized with two 
input capacitors C1 and C2 which are capacitively coupled to the floating gate and 
governed by the ternary inputs VA and VB, respectively.  
The sizes of the capacitors are set in the ratio of 3:1 according to the weights of 


















     




                      Figure 3.1. VTC of the SB-Circuit of Figure 3.3 to Calculate Фt.  
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                 Figure 3.2 Circuit Diagram(Stage # 1) for Sign Bit (SB) Implementation.  


















































                             Figure 3.3. FPD of the SB-Circuit of Figure 3.2 (Stage # 1). 
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21          (3.2) 











21           (3.3) 
where Cp is the parasitic capacitance due to capacitors C1 and C2. Coxn and Coxp are the 









=                                                         (3.4) 
where mF /10854.8 120
−×=∈  is the permittivity of free space, 8.3
2
=∈SiO , is the 
permittivity of silicon dioxide, tox is the thickness of gate oxide, and W and L are the 
width and length of the transistor.  
A unit capacitance C of 250 fF is chosen after considering the influence of 
parasitic capacitances. The values of capacitors C1 and C2 are set to 250 fF and 750 fF, 
respectively, in the ratio of 1:3. For the input (0, 0)3, the equation (3.3) is not satisfied. 
Hence a third capacitance C3 is introduced which is connected to the supply voltage. The 
size of the third capacitor is designed such that the voltage on the floating gate satisfies 











321          (3.5) 
The parasitic capacitance Cp for equation 3.5 is calculated as follows. 
 29
1pp CkC ×=                
where Cp1 is the parasitic capacitance generated by the unit capacitance of 250 fF and k is 
given by [8,19], 
C
CCCk 321 ++=             (3.6) 
The calculated Cp is 15 fF. Coxn and Coxp are calculated from equation (3.4). Substituting 
the values of Cp, Coxp and Coxn in equation (3.5), the minimum value of C3 which satisfies 
the equation is  
fFC 7.9563 > . 
Expressing C3 in integer multiple of a unit capacitor, C3 is set at 1250 fF. This 
value for the capacitance is also verified by substituting it in the inequality for other 
inputs. The results are given in Table 3.2. From Table 3.2 it is noted that for inputs (0, 
0)3, (0, 1)3 and (1, -1)3, the equation is not satisfied and is also shown in the FPD of the 
SB-circuit of Figure 3.2. 
From the floating point diagram shown in Figure 3.3 we notice that Фf deviates 
from the threshold voltage Фt(1.445V). The average (x1 V) of these deviations is 

















1                                                                                         (3.7) 
where n is the total combination of ternary inputs and is equal to 9, and di is the deviation 
of Фf from Фt for each input. For the SB, x1 is 0.896 V and is approximated to 1 V. Фf is 
corrected using the x obtained from equation (3.7) in order to obtain the correct output 
(Table 3.2) as shown in equation (3.8).      
 30























































































































































    
 31
cf x φφ =± 1              (3.8) 
where Фc is the resultant new floating gate potential. The values of Фc are computed for 
different values of inputs and are also shown in Table 3.2 and Figure 3.3. We notice from 
Figure 3.3 that the output which was in error for the previous gate value at inputs (0, 0)3, 
(0, 1)3 and (1, -1)3 has been now corrected. The equation (3.5) is now satisfied for all 
values of ternary inputs with the value of C3 set at 1250 fF. The floating gate in the SB-
circuit of Figure 3.2 is biased at fixed 1V, according to equation (3.8).  
3.3 Circuit Design for Most Significant Bit (MSB) 
From Table 3.1, the MSB is found to be logic HIGH (3 V) for inputs (-1, -1)3 and 
(1, 1)3  and logic LOW for the rest of the inputs. The potential on the floating gate should 
be below the switching threshold voltage Фt for inputs (-1, -1)3, (1, 1)3 and above the 
switching threshold voltage for inputs (-1, 0)3 to (1, 0)3. The voltage on the floating gate 
switches above and below the threshold voltage only once and hence requires one pre-
input gate inverter (stage #2) to control the voltage on floating gate of the stage #3 of the 
MSB as shown in Figure 3.4. The stage #3 of the MSB has three input capacitors C6, C7 
and C8. C6, C7 are controlled by ternary inputs VA and VB, respectively and C8 by the 
output (V2) from the pre-input gate inverter (stage #2). 
DC analysis for the two inverters used in the design of the MSB is performed and 
the threshold voltage Фt for the pre-input gate inverter stage #2 and the stage #3 of the 
MSB are computed. The VTC (voltage transfer characteristics) is shown in Figure 3.5. 
The computed value of Фt is 1.54V. 
MSB design equations are as follows [8]. 
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Equations (3.9) and (3.10) can be satisfied only if V2 in Figure 3.4 is LOW (0 V) for 
input (1, 1)3 and HIGH (3 V) for rest of the inputs according to Table 3.1. In Figure 3.4, 
the value of capacitors C6 and C7 are set in the ratio 1:1. So the minimum size of 
capacitor C6 and C7 are set at 250 fF and 250 fF, respectively. The value of C8 is 1250 fF 
which satisfies equations (3.9) and (3.10). Figure 3.6 shows the resulting FPD of the 
MSB. Table 3.3 summarizes Фf, Фf versus Фt, binary output and expected binary output 
for all combinations of ternary inputs following the FPD of the MSB {Figure (3.6)}. It 
may be inferred that the outputs for inputs (-1, 0)3 to (1, 0)3 do not conform with the 
expected output because the floating gate potential Φf < Φt, where Φf > Φt. The average 
value (x3 V) of deviations with respect to Φt which is 1.45V is computed. This average 
value x3 =1.45 is appended to the gate potential Φf to give the new floating gate potential, 
Φc as shown in Figure 3.6. We notice from Figure 3.6 that the output which was incorrect 
at inputs (-1, 0)3 to (1, 0)3 is now in agreement with the expected outputs. 
3.3.1 Circuit Design for Pre-input Inverter Stage #2 
 
The first step in the design of the pre-input inverter stage is to determine the threshold 
voltage Φt for the W/L values of the pMOS (30.15 µm / 2.1 µm) and nMOS (4.2 µm / 2.1 
µm) transistors used in constructing the CMOS inverter. The value of Φg0 and Φs1 needed 
to compute Φt can be extracted from the DC transfer characteristics of the inverter and is 
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VDD
W / L = 30.15 µm / 2.1 µm
W / L=4.2 µm / 2.1 µm
C8 = 1250 fF
C6 = 750 fF
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C4 = 250 fF



































             Figure 3.4 Circuit Diagram of Most Significant Bit (MSB) Implementation. 

















































the same as shown in Figure 3.5 since W/L values of transistors are identical. The Φt is 
1.54V as computed earlier. The output of stage #2 is LOW (0 V) for (1, 1)3 and HIGH (3 
V) for rest of the inputs. This circuit can be designed using two input capacitors C4 and 





















54 )3()3()3(        (3.11) 
The capacitors C4 and C5 are equal and set to 250 fF each, which is the value of unit 
capacitance in order to satisfy above equations. The voltage Φf on the floating gate is 
calculated for different ternary inputs as shown in Figure 3.7 for FPD. The value of Φt is 
also shown in the FPD. The output of this stage controls the input capacitor C8 of the 
stage #3 as shown in Figure 3.4. 
To obtain the correct output at the main inverter stage, the gate voltage of the pre-
input inverter stage needs to be modulated. From the FPD for the pre-input gate inverter 
stage (#2) we notice that the floating gate potential Φf deviates from the threshold voltage 
Φt. The average (x2 V) of these deviations is computed and added to Φf to get the 
modulated or biased gate potential Φc. The value of x2 was calculated to be 1.45 V. The 
gate potential Φc is calculated for different values of the input and is plotted as an FPD in 
Figure 3.7. The values of Φf and Φc for different ternary inputs and their comparison with 
Φt in order to get the expected output are tabulated in Table 3.4. From the table we notice 




















Фf ± x3 
x3=1.45V 



























































































































































































                        Figure 3.7. FPD of the Stage #2 of the MSB Circuit of Figure 3.4. 









Table 3.4. Gate Voltages for Ternary Inputs of MSB Pre-Input Gate Inverter Stage #2 
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x2=1.45V 
 






































































































































3.4 Circuit Design for Secondary Significant Bit (SSB) 
From Table 3.1, the output of the SSB is LOW (0 V) for inputs (-1, -1)3 ,(1, 1)3 
and from inputs (0, -1)3 to (0, 1)3 and is logic HIGH (3 V) for the rest of the inputs. The 
first step in the design of the SSB is to calculate the threshold voltage Φt of the floating 
gate inverter used. The voltage on the floating gate goes above the switching threshold 
voltage for inputs (-1, -1)3, (1, 1)3 and for inputs from (0, -1)3 to (0, 1)3. The voltage on 
the floating gate falls below switching threshold voltage twice and hence two pre-input 
gate inverter stages #4 and #5 are required to control the voltage on the floating gate of 
stage #6 as shown in Figure 3.8. The output inverter stage #6 has two input capacitors 
C12, C13 with inputs VA and VB and two other capacitors C14 and C15 which are controlled 
by the output V4 and V5 of the pre-inverter stages #4 and #5, respectively. The output V4 
of stage #4 goes LOW (0 V) from inputs (0, -1)3 to (1, 1)3 and the output V5, of stage #5 
goes LOW (0 V) for input (1, 1)3 [8].  
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The output of stage #4 goes LOW (0 V) for inputs (0, -1)3 to (1, 1)3 and hence the 
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W / L = 41.7 µm / 2.1 µm
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            Figure 3.8. Circuit Diagram of Second Significant Bit (SSB) Implementation. 


































                                       Figure 3.9. VTC of the Circuit of Figure 3.8. 
Note: VTC for all the three stages of the SSB circuit of Figure 
3.8 are shown. The x coordinates of the points in the upper half 
of the curves represent the Φg0 and the x coordinates of the points 
in the lower half represent Φs1 of the respective curves for the 





The value of Φt can be calculated by plotting the DC transfer characteristics for the 
inverter stage #6 shown in Figure 3.9. Φt is calculated by taking the average of Φg0 and 
Φs1 which are obtained for a W/L 50.4 µm / 2.1 µm for p-MOS and 4.2 µm / 2.1 µm for 
n-MOS transistors. The computed Φt for stage #6 is 1.6V. Substituting Φt in equations 
3.12 to 3.14, C12, C13, C14 and C15 are obtained. Their values are 750 fF, 250 fF, 750 fF 
and 1250 fF, respectively. Figure 3.10 shows the FPD of the stage #6. 
 The biasing technique as described in earlier sections is employed to determine 
the modulated gate voltage after biasing the floating gate potential Φf to obtain the correct 
output. The FPD for the stage #6 showing the floating gate potential after biasing Φc for 
different ternary inputs is also shown in Figure 3.10. The computed x6 is 1.45 V. The 
values of Φf and Φc are given in Table 3.5 and compared with Φt to obtain the correct 
output. The output of the inverter stage #6 is passed though another inverter to obtain the 
SSB. Hence in Table 3.5, the expected output is the complement of the SSB. 
3.4.1 Circuit Design for Pre-Input Gate Inverter Stage #4 for SSB 
 
The output of stage #4, V4, goes LOW (0 V) from inputs (1, 1)3 and stays HIGH (3 V) for 
the rest of the inputs. This stage requires 2 input capacitors C4, and C5 (which is the same 
as in stage #2 of MSB) which have inputs VA and VB respectively. The threshold voltage 
can be calculated from Figure 3.9 and is found to be Φt=1.33 V for a W/L of 30.15 µm / 
2.1 µm for p-MOS and 10.35 µm / 2.1 µm for the n-MOS transistors. Using design 
equations for the stage #2 of MSB bit, the values of the capacitors are 250fF each and are 
same as the unit capacitance. The FPD for stage #4 showing Φf for different inputs is 




















                        Figure 3.10. FPD of the SSB Circuit of Figure 3.8 (Stage #6).  
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 x6 = 1.45V 
 

















































































































































Фc < Фt 
 
 
* SSB is obtained by complementing the expected output by using an inverter. 
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The biasing technique as described in earlier section is again employed to determine the 
modulated gate voltage after biasing the floating gate potential Φf to obtain 
the correct output. The FPD for stage #4 showing the floating gate potential after biasing, 
Φc for different ternary inputs is also shown in Figure 3.11. The computed value of x4 is 
1.25 V. The values of Φf and Φc are shown in Table 3.6 and compared with Φt to obtain 
the correct output.  
3.4.2 Circuit Design for Pre-input Gate Inverter Stage #5 for SSB 
 
The output of stage #5, V5, goes LOW (0 V) from inputs (0, -1)3 to (1, 1)3 [8]. 
This stage requires three input capacitors C9, C10 and C11 which have inputs VA, VB and 
VDD, respectively. The threshold voltage, Φt, can be calculated from Figure 3.9 and is 
1.48 V for a W/L of 41.7 µm / 2.1 µm for p-MOS and 6.6 µm / 2.1 µm for the n-MOS 
transistor. Using  design equations (3.12) to (3.14) the values of C9, C10 and C11 are found 
to be 1250 fF, 250 fF and 1000 fF, respectively. The FPD for the stage #5 showing Φf for 
different inputs is shown in Figure 3.12. The biasing technique as described in earlier 
section is again employed to determine the modulated gate voltage after biasing the 
floating gate potential Φt to obtain the correct output. The FPD stage #5 showing the 
potential after biasing, Φc, for different ternary inputs is also shown in Figure 3.12. The 
computed value of x5 is 2.55V. The values of Φf and Φc are given in Table 3.7 and 
compared with Φt to obtain the correct output. 
3.5 Circuit Design for Least Significant Bit (LSB) 
The output of the LSB is LOW (0 V) for even decimal numbers (-4, -2, 0, 2, 4) 
and is logic HIGH (3 V) for the rest of the inputs (-3, -1, 1, 3). Figure 3.13 shows the 


































                        Figure 3.11. FPD of the SSB Circuit of Figure 3.8 (Stage #4). 
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x4 = 1.25V
 




























































































































































                        Figure 3.12. FPD of the SSB Circuit of Figure 3.8 (Stage #5). 

























x5 = 2.55V 
 































































































































Фc > Фt 
 
 
calculated and compared with Φt. It is observed from Table 3.1 that Φf falls below 
the switching threshold voltage four times and hence we need four pre-input gate inverter 
stages to design the LSB. The inverter stage #11 has six input capacitors (C21, C22, C23, 
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C24, C25 and C26). Inputs VA and VB control capacitors C21 and C22, respectively. C23, C24, 
C25 and C26 are controlled by outputs of the pre-inverter stages V7 (stage #7), V8 (stage 
#80, V9 (stage #9) and V10 (stage #10), respectively. The output V7 (stage #7) goes LOW 
(0 V) from inputs (-1, 1)3 to (1, 1)3 and the output V8 (stage #8) goes LOW (0 V) from 
inputs (0, 0)3 to (1, 1)3 [8]. The output V9 (stage #9) goes LOW (0 V) from (1, -1)3 to (1, 
1)3 and output V10 goes LOW (0 V) for input (1, 1)3. 
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Figure 3.14 shows the VTC of all inverter stages shown in Figure 3.13. The value 
of Φt can be calculated from Figure 3.14 by taking the average of Φg0 and Φs1 which are 
obtained for a W/L of 13.8 µm / 2.1 µm for pMOS and 5.7 µm / 2.1 µm for nMOS 
transistors. Substituting Φt in equations 3.15-3.18, C21, C22, C23, C24, C25 and C26 are 
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found to be 500 fF, 250 fF, 500 fF, 500 fF, 250 fF and 500 fF, respectively. The FPD for 
stage #11 of the LSB is plotted in Figure 3.15.  
 The biasing technique as described in earlier section is employed to determine the 
modulated gate voltage after biasing the floating gate potential Φf to obtain the correct 
output. The FPD for stage #11 showing the floating gate potential after biasing Φc for 
different ternary inputs is also shown in Figure 3.15. The computed value of x11 is 1.39 V. 
The values of Φf and Φc are given in Table 3.8 and compared with Φt to obtain the correct 
output. Φt was found to be 1.3016 V for this stage. The output of the inverter stage #11 is 
passed though another inverter to obtain the LSB. Hence in Table 3.8, the expected 
output is the complement of the LSB. 
3.5.1 Circuit Design for Pre-input Gate Inverter Stage #7 for LSB 
 
The output of stage #7, V7, goes LOW (0 V) from inputs (-1, 1)3 to (1, 1)3. This 
stage requires two input capacitors C16 and C17 which have inputs VA and VB 
respectively. The threshold voltage, Φt can be calculated from Figure 3.14 and is equal to 
Φt=1.2718 V for a W/L of 30.15 µm / 2.1 µm for the p-MOS and 13.2 µm / 2.1 µm for 
the n-MOS transistors, respectively. From equations (3.15) to (3.18) the values of C16 and 
C17 are set at 750 fF and 250 fF, respectively. The FPD for the stage #7 showing Φf for 
different inputs is shown in Figure 3.16. The biasing technique as described in earlier 
section is again employed to determine the modulated gate voltage after biasing the 
floating gate potential Φf to obtain the correct output. The FPD for stage #7 showing the 
floating gate potential after biasing, Φc for different ternary inputs is also shown in Figure 
3.16. The computed value of x7 is 2.28 V. The values of Φf and Φc are compared in Table 
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                                            Figure 3.13. LSB Circuit Diagram. 



































                        Figure 3.14. VTC of the LSB Circuit Diagram of Figure 3.13. 
Note: The x coordinates of the points in the upper half of the curves 
represent the Φg0 and the x coordinates of the points in the lower half 




















                              Figure 3.15. FPD for LSB (Stage #11) of Figure 3.13. 










Table 3.8. Gate voltages for ternary inputs of LSB stage #11 with and without bias  
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Фc < Фt 
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3.5.2 Circuit Design for Pre-input Gate Inverter Stage #8 for LSB 
 
The output of stage #8, V8 goes LOW (0 V) from inputs (0, 0)3 to (1, 1)3 [8]. It is 
noticed here that the output of this stage is same as that of the sign bit. This stage requires 
two input capacitors C1 and C2 which have inputs VA and VB, respectively. The sizes of 
the capacitors are set in the ratio 3:1 according to the weights of MSB and LSB in ternary 
bits. The threshold voltage can be calculated from Figure 3.14 and is equal to 1.3129 V 
for a W/L of 30.15 µm / 2.1 µm for p-MOS and 11.1 µm / 2.1 µm for the n-MOS 
transistors. The value of C1 and C2 are set at 750 fF and 250 fF, respectively. A third 
capacitor C3 is required so that equations (3.15) to (3.18) are satisfied. The FPD for stage 
#8 showing Φf for different inputs is shown in Figure 3.17. The FPD for the stage #8 
showing the floating gate potential after biasing, Φc for different ternary inputs is also 
shown in Figure 3.17. The computed value of x8 is 1.75 V. The values of Φf and Φc are 
given in Table 3.10 and compared with Φt to obtain the correct output. 
3.5.3 Circuit Design for Pre-input Gate Inverter Stage #9 for LSB 
 
The output of stage #9, V9 goes LOW (0 V) from inputs (1, -1)3 to (1, 1)3. This 
stage requires two input capacitors C19 and C20, which have inputs VA and VB,  
respectively. The threshold voltage Φt can be calculated from Figure 3.14 and is 1.267 V  
for a W/L of 30.15 µm / 2.1 µm for p-MOS and 13.8 µm / 2.1 µm for the n-MOS 
transistors, respectively. The values of C19 and C20 are set at 750 fF and 250 fF 
respectively so that equations (3.15) to (3.18) are satisfied. The FPD for stage #9 showing 





















                               Figure 3.16. FPD for LSB (Stage #7) of Figure 3.13. 


























x7 = 2.28V 
 


























































































































































Figure 3.17. FPD for LSB (Stage #8) of Figure 3.13. 
























x8 = 0.85V 
 




































































































































floating gate potential after biasing Φc for different ternary inputs is also shown in Figure 
3.18. The computed value of x9 is 0.85 V. The values of Φf and Φc are given in Table 
3.11 and compared with Φt to obtain the correct output.  
3.5.4 Circuit Design for Pre-input Gate Inverter Stage #10 for LSB 
 
The output of stage #10, V10 goes LOW (0 V) for input (1, 1)3 [8]. The output of 
this gate is the same as the pre-input gate inverter stage #2 of MSB. This stage requires 2 
input capacitors C4 and C5, which have inputs VA and VB respectively. The threshold 
voltage Φt can be calculated from Figure 3.14 and is 1.247 V for a W/L of 30.15 µm / 2.1 
µm for p-MOS and 13.8 µm / 2.1 µm for n-MOS transistors, respectively. The values of 
C4 and C5 are set at 250 fF each so that equations (3.15) – (3.18) are satisfied. The FPD 
for stage #10 showing Φf for different inputs is shown in Figure 3.19. The FPD for stage 
#10 showing the floating gate potential after biasing, Φc, for different ternary inputs is 
also shown in Figure 3.19. The computed value of x10 is 1.0 V. The values of Φf and Φc 
are given in Table 3.12 and compared with Φt to obtain the correct output. The values of 






























                              
       Figure 3.18. FPD for LSB (Stage #9) of Figure 3.13. 





















x9 = 0.85V 
 






















































































































































                              Figure 3.19. FPD for LSB (Stage #10) of Figure 3.13. 
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Table 3.13. Various Values of x Used for all the Stages 
Bit 
 























































































Chapter 4. Physical Design 
 
4.1 Design of a Unit Capacitance 
 In analog integrated circuits, capacitors are designed as integer multiples of a 
small unit size capacitance. The concept maintains the ratio accuracy. The choice of 
square shape of the capacitor provides the smallest perimeter area ratio which minimizes 
the effect of random fluctuations. The minimum allowable value of the unit capacitor is 
decided based on technological considerations so that it will provide an acceptable 
accuracy ratio for the intended application. In the present work, the unit size capacitance 
is 250 fF in 0.5 µm n-well CMOS process. Figure 4.1 shows the layout of a 250 fF unit 
capacitor. The layout is made symmetric in both dimensions as much as possible and is 
referred to as a common-centroid geometry layout in order to have better accuracy ratios 
[31]. 
4.1.1 Dummy Capacitors 
 
 In analog integrated circuit design, it is desired that all capacitors should see the 
same environment all around. Therefore, dummy capacitors of the same size or smaller 
are put across the capacitors in use. While using small size dummy capacitors it is 
ensured that length or width of the dummy capacitor facing the real capacitor should 
match.  
4.1.2 Well Driven Floating Gate Transistors 
 
 A new layout structure for the floating gate MOS device on top of an isolating n-
well layer was proposed in [32]. The well not only provides noise isolation for the 
floating device but also can be used as an additional input for threshold voltage control or 
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signal modulation. Figure 4.2 shows an array of capacitors of size 250 fF, 750 fF and 
1250 fF laid out in centroid formation and surrounded by dummy capacitors. The unit 
capacitance is 250 fF and the large capacitors (750 fF and 1250 fF) are realized as integer 
multiples of the unit capacitance. The device is laid on an n-well for better noise isolation 
and to lower the parasitic capacitance between the floating gate and the substrate.  
4.2 Layout for Stages of Ternary to Binary Converter 
 The layout for the ternary to binary bit converter is divided into four bits, the SB, 
MSB, SSB and LSB. The physical design of stages for each bit is described below. The 
layout is done using L-Edit 10.2 in 0.5 µm CMOS n-well technology. The layout has 
been extracted into PSPICE 15.0 and simulated using BSIM level 49 parameters obtained 
from MOSIS. The layout for stage #1 of the sign bit (SB) is shown in Figure 4.3 and the 
corresponding post-layout output simulations are shown in Figure 4.4. Figure 4.5 shows 
the voltage of the floating gate for the sign bit and Figure 4.6 shows the output 
simulations with a load of 0.1 pF. The layout for stages #2 and #3 of the most significant 
bit (MSB) is shown in Figure 4.7 and the corresponding post-layout output simulations 
are shown in Figure 4.8. Figure 4.9 shows the floating gate voltages for the most 
significant bit and Figure 4.10 shows the output simulations with a load of 0.1 pF. The 
layout for stages #4, #5 and #6 of the second significant bit (SSB) is shown in Figure 
4.11. The layout for stages #4, #5 and #6 of the second significant bit (SSB) is shown in 
Figure 4.11 and the corresponding post-layout output simulations are shown in Figure 
4.12. Figure 4.13 shows the floating gate voltages for the SSB and Figure 4.14 shows the 
output simulations with a load of 0.1 pF. The layout for stages #7, #8, #9, #10 and #11 of 
the least significant bit (LSB) is shown in Figure 4.15 and the corresponding post-layout 
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output simulations are shown in Figure 4.16. Figure 4.17 shows the floating gate voltages 
for the least significant bit and Figure 4.18 shows the output simulations with a load of 
0.1 pF.  
Rise time delay is taken as the amount of time it takes the output voltage to go 
from 10% of the Logic "1" level to 90% of the Logic "1" level.The time required for the 
output voltage to go from 90% of the Logic "1" level to 10% of the Logic "1" level is 
taken as the fall time delay. The time delays from the simulations of Figures 4.6, 4.10, 
4.14, 4.18 and from the experiment for all the bits of the ternary-to-binary converter for a 
load of 15 pF are tabulated in Table 4.1.  
The inputs VA and VB vary between the ranges of -3 V to 3 V. Hence the input pad 
for VA and VB need to be analog pads. Figure 4.19 shows the layout design of an analog 
pad. All protective circuitry was removed in order to design the analog pad. The gate 
input voltages were given through an analog reference pad. Figure 4.20 shows the 
complete layout of a ternary-to-binary bit converter in 0.5 µm n-well CMOS process. The 
pad pin numbers are summarized in Table 4.2 for testability analysis. Figure 4.21 shows 
the post-layout simulation of design shown in Figure 4.20. Figure 4.22 shows the 
microphotograph of the chip.  
4.3 Experimental Results 
 The chip is tested with the value of VDD set at 3.0 V and VSS set at 0 V. The 
testing of this chip requires two arbitrary inputs varying from -3V, 0V and 3V. In order to 
test this chip one input was kept constant at either 3V, 0V, or -3V and the other was 
varied from 0V to 3V. We also need an input floating gate bias voltage which switches as 























                                    Figure 4.1. Layout of a 250 fF Unit Capacitor.  


























                 
 
 
 Figure 4.2. Parallel Unit Capacitors in Common-Centroid Geometry. 































                                           
 
 




























                    Figure 4.4. Post-Layout Simulations for Sign Bit in No Load Condition. 








































                                  Figure 4.5. Post Layout Simulations for Sign Bit. 
Note: VA, VB are ternary inputs and Фc (Vgi1) is the voltage on the      











































         Figure 4.6. Post-Layout Simulations for Sign Bit (SB) With 15 pF Capacitive Load. 






















































































           Figure 4.8. Post Layout Output Simulations for Most Significant Bit in No Load  
           condition. 









































                           Figure 4.9. Post Layout Simulations for Most Significant Bit. 
Note: VA, VB are ternary inputs and Vgi2 and Vgi3 are the voltages on the 









































       Figure 4.10. Post Layout Output Simulations for MSB With 15 pf Load Capacitance. 
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Figure 4.12. Post Layout Output Simulations for Secondary Significant Bit (SSB) in      
no load condition.          



























Figure 4.13. Post Layout Simulations for SSB With Gate Voltages. 
Note: VA, VB are ternary inputs and Vgi4, Vgi5 and Vgi6 are the voltages on 
































    Figure 4.14. Post Layout Output Simulations for SSB With Load Capacitance of 15 pf. 





































































































Figure 4.16. Post Layout Output Simulations for Least Significant Bit (LSB) in No Load 
Condition. 












































                     Figure 4.17. Post Layout Simulations for LSB With Gate Voltages. 
Note: VA, VB are ternary inputs and Vgi7 to Vgi11 are the voltages on the 







































    
Figure 4.18. Post Layout Output Simulations for LSB With a Load Capacitance of 15 pf. 












Table 4.1. Delays for Different Stages of the Ternary to Binary Conversion 
 
 



















-4 to -3 
(-1-1) to (-1 0) 
- - 1.160 3.6 6.970 11.2 9.180 14.6 
-3 to -2 
(-1 0) to (-1 1) 
- - - - - - 2.041 8.3 
-2 to -1 
(-1 1) to (0 -1) 
- - - - 3.825 9.7 10.204 23.9 
-1 to 0 
(0 -1) to (0 0) 
1.632 - - - - - 2.070 8.3 
0 to 1 
(0 0) to (0 1) 
-  - - - - 11.225 31.4 
1 to 2 
(0 1) to (1 -1) 
- - - - 7.570 14.3 1.020 7.6 
2 to 3 
(1 -1) to (1 0) 
- - - - - - 8.163 14.0 
3 to 4 
(1 0) to (1 1) 
- - - - - - 3.069 8.8 
 
 
Note: Sim: Simulation 















comparison with simulated values. The maximum propagation delay time is 23.9 µs. 
Table 4.2 summarizes measured and simulated bit outputs from the designed ternary-to-






































































                                            
 





Table 4.2. Pin Number Allocation 
 
1 SB Output for SB 
2 - - 
3 SB VGI1 Stage #1 Floating gate Input 
4 - - 
5 MSB Output for MSB 
6 MSB VGI 2 Stage #3 Floating gate Input 
7 MSB VOUT1 Output of stage # 2 
8 MSB VGI 1 Stage #2 Floating gate Input 
9 LSB Output for LSB 
10 LSB VOUT5 Output of stage # 11 
11 LSB VGI 5 Stage #11 Floating gate Input 
12 LSB VGI4 Stage #10 Floating gate Input 
13 LSB VGI3 Stage #9 Floating gate Input 
14 LSB VGI2 Stage #8 Floating gate Input 
15 LSB VGI 1 Stage #7 Floating gate Input 
16 LSB VOUT 2 Output of stage # 8 
17 LSB VOUT 1 Output of stage # 7 
18 LSB VOUT 3 Output of stage # 9 
19 LSB VOUT 4 Output of stage # 10 
20 VA Ternary Input 
21 VDD Supply 3V 
22 VB Ternary Input 
23 SSB VGI 1 Stage #4 Floating gate Input 
24 SSB VGI 2 Stage #5 Floating gate Input 
25 SSB VOUT1 Output of stage # 4 
26 SSB VOUT 2 Output of stage # 5 
27 SSB VGI 3 Stage #6 Floating gate Input 
28 SSB VOUT 3 Output of stage # 6 
29 - - 
30 SSB Output for SSB 
31-39 - - 
















































































































Note: Sim: Simulated 
          Exp: Experimental 
          -1, 0, 1 correspond to the voltage levels -3V, 0V, 3V, respectively. 
SB MSB SSB LSB  






























































































































Figure 4.23. Measured SB Waveforms. (a) VA is at -3V and VB Varying from 0 V to3 V 















































Figure 4.24. Measured SB Waveforms. (a) VA is at 0 V and VB Varying from 0 V to 3 V 
































Figure 4.25. Measured SB Waveforms. (a) VA is at 3 V and VB Varying from 0 V to 3 V 




























Figure 4.26. Measured SB Waveforms. (a) VB is at -3 V and VA Varying from 0 V to 3 V 


































Figure 4.27. Measured MSB Waveforms. (a) VA is at -3 V and VB Varying from 0 V to 3 





























Figure 4.28. Measured MSB Waveforms. (a) VA is at 0 V and VB Varying from 0 V to 3 






















Figure 4.29. Measured MSB Waveforms. (a) VA is at 3 V and VB Varying from 0 V to 3 



























Figure 4.30. Measured MSB Waveforms. (a) VB is at -3 V and VA Varying from 0 V to 3 
































Figure 4.31. Measured SSB Waveforms. (a) VA is at -3 V and VB Varying from 0 V to 3 

































Figure 4.32. Measured SSB Waveforms. (a) VA is at 0 V and VB Varying from 0 V to 3 V 
































Figure 4.33. Measured SSB Waveforms. (a) VA is at 3 V and VB Varying from 0 V to 3 V 





































Figure 4.34. Measured SSB Waveforms. (a) VB is at -3 V and VA Varying from 0 V to 3 




































Figure 4.35. Measured LSB Waveforms. (a) VA is at -3 V and VB Varying from 0 V to 3 








































Figure 4.36. Measured LSB Waveforms. (a) VA is at 0 V and VB Varying from 0 V to 3 V 











































Figure 4.37. Measured LSB Waveforms. (a) VA is at 3 V and VB Varying from 0 V to 3 V 





































Figure 4.38. Measured LSB Waveforms. (a) VB is at -3 V and VA Varying from 0 V to 3 




Chapter 5. Conclusions and Future Work 
 
5.1 Conclusion 
An integrated circuit design is presented for the conversion of ternary logic to binary 
bits using multiple input floating gate MOSFETs in CMOS. The floating potential diagrams 
for the various stages of the converter have been used as the building blocks of the 
conversion circuit. Weighted sum of all inputs at each gate is calculated. The switching 
transistor turns ON or OFF depending upon the calculated voltage being greater than or less 
than the switching threshold voltage. The switching threshold was modulated bearing in mind 
the fact that the floating gate capacitors act like memory devices and tend to store charge on 
the gate. In this thesis, a simple method is proposed, wherein a bias is applied to the floating 
gate and the charge is modulated to achieve the desired output. The circuit has been designed 
for balanced ternary logic (-1 0 +1) using a 250 fF unit capacitor and fabricated in standard 
0.5 µm digital n-well CMOS technology. The circuits are simulated in Cadence PSPICE 
version 15 with MOSIS BSIM level 49 model parameters. L-Edit version 10.2 was used in 
layout and uses a total of 26 transistors. The converter chip occupies an area of 1434.43 µm2.  
5.2 Future Work 
 An important aspect of the present design is to modulate the floating gate bias 
voltages. A circuit which nullifies the floating gate charge controlled by a clock may be 
devised in order to have adaptive circuits. The charge on the floating gate can be removed by 
adding a clocked n-MOS transistor to the inverter which discharges the gate voltage every 
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A. P-SPICE circuit input files 
Following is the PSpice input file of the floating gate CMOS inverter shown in fig.C.1. 
 
* Circuit file to obtain the I-V Characteristics of floating gate nMOS transistor. 
 
 
C1 gate1 gate 250.0f 
r gate gate1 1e12 
M3 drain gate 0 0 NMOS L=2.1u W=4.2u  
VDS drain1 0 
VGS gate1 0 
VIDS drain1 drain 




*Circuit file used to obtain the I-V Characteristics of floating gate pMOS transistor 
 
r gate gate1 1e12 
C1 gate1 gate 250.0f 
M3 drain gate 0 0 PMOS L=2.1u W=4.2u  
VDS drain1 0 
VGS gate1 0 
VIDS drain1 drain 




*Circuit file to obtain the voltage transfer characteristics of floating gate CMOS inverter 
 
Vin 1 0   
Vdd 2 0 3.0v 
Vss 4 0 0v 
r 1 5 1e20 
C4 1 5 250.71918f 
M3 3 5 2 2 PMOS L=2.1u W=20.35u  
M1 3 5 4 4 NMOS L=2.1u W=4.2u  
.probe 





B. P-spice MOSFET model parameters 
*Mosfet Model Parameters fro nmos and pmos given by MOSIS 
 
.MODEL NMOS NMOS (LEVEL   = 7 
+VERSION = 3.1            TNOM    = 27             TOX     = 1.42E-8 
+XJ      = 1.5E-7         NCH     = 1.7E17         VTH0    = 0.6377641 
+K1      = 0.8706769      K2      = -0.0982359     K3      = 21.6936895 
+K3B     = -8.0574052     W0      = 1E-8           NLX     = 1E-9 
+DVT0W   = 0              DVT1W   = 0              DVT2W   = 0 
+DVT0    = 3.0263766      DVT1    = 0.4752173      DVT2    = -0.1322677 
+U0      = 460.7911298    UA      = 1E-13          UB      = 1.524291E-18 
+UC      = 8.176447E-12   VSAT    = 1.555698E5     A0      = 0.5330678 
+AGS     = 0.1130957      B0      = 2.766526E-6    B1      = 5E-6 
+KETA    = -1.271567E-3   A1      = 3.170847E-4    A2      = 0.4056523 
+RDSW    = 1.488343E3     PRWG    = 0.0188986      PRWB    = 0.0172943 
+WR      = 1              WINT    = 2.817629E-7    LINT    = 3.531541E-8 
+XL      = 0              XW      = 0              DWG     = -1.61448E-8 
+DWB     = 4.485855E-8    VOFF    = -3.147434E-3   NFACTOR = 1.0343323 
+CIT     = 0              CDSC    = 2.4E-4         CDSCD   = 0 
+CDSCB   = 0              ETA0    = 0.0196943      ETAB    = -1.388605E-3 
+DSUB    = 0.2220415      PCLM    = 2.3266703      PDIBLC1 = -0.2707988 
+PDIBLC2 = 2.945029E-3    PDIBLCB = -8.492381E-3   DROUT   = 0.5680404 
+PSCBE1  = 5.427038E8     PSCBE2  = 3.680084E-5    PVAG    = 0 
+DELTA   = 0.01           RSH     = 81.9           MOBMOD  = 1 
+PRT     = 0              UTE     = -1.5           KT1     = -0.11 
+KT1L    = 0              KT2     = 0.022          UA1     = 4.31E-9 
+UB1     = -7.61E-18      UC1     = -5.6E-11       AT      = 3.3E4 
+WL      = 0              WLN     = 1              WW      = 0 
+WWN     = 1              WWL     = -6.554E-20     LL      = 0 
+LLN     = 1              LW      = 0              LWN     = 1 
+LWL     = -9.461E-20     CAPMOD  = 2              XPART   = 0.4 
+CGDO    = 2.07E-10       CGSO    = 2.07E-10       CGBO    = 1E-9 
+CJ      = 4.214693E-4    PB      = 0.980151       MJ      = 0.4443288 
+CJSW    = 3.272714E-10   PBSW    = 0.1            MJSW    = 0.1148299 
+CF      = 0              PVTH0   = -0.0842684     PRDSW   = -402.7051438 
+PK2     = -0.0232735     WKETA   = -0.0242589     LKETA   = 2.958034E-3     ) 
* 
.MODEL PMOS PMOS (LEVEL   = 7 
+VERSION = 3.1            TNOM    = 27             TOX     = 1.42E-8 
+XJ      = 1.5E-7         NCH     = 1.7E17         VTH0    = -1.0231969 
+K1      = 0.5212672      K2      = 0.0171704      K3      = 6.1288047 
+K3B     = -1.2177527     W0      = 1E-8           NLX     = 1.706664E-8 
 120
+DVT0W   = 0              DVT1W   = 0              DVT2W   = 0 
+DVT0    = 3.1928296      DVT1    = 0.6286414      DVT2    = -0.100348 
+U0      = 249.4853502    UA      = 3.826857E-9    UB      = 1E-21 
+UC      = -5.35409E-11   VSAT    = 1.993208E5     A0      = 0.9677168 
+AGS     = 0.1693068      B0      = 1.17117E-6     B1      = 3.67199E-6 
+KETA    = -3.399321E-3   A1      = 0              A2      = 0.3 
+RDSW    = 3E3            PRWG    = -0.054791      PRWB    = -0.0729412 
+WR      = 1              WINT    = 3.78583E-7     LINT    = 2.716131E-8 
+XL      = 0              XW      = 0              DWG     = -3.992743E-8 
+DWB     = 4.86879E-9     VOFF    = -0.0776484     NFACTOR = 0.745962 
+CIT     = 0              CDSC    = 2.4E-4         CDSCD   = 0 
+CDSCB   = 0              ETA0    = 6.066371E-4    ETAB    = 2.304032E-5 
+DSUB    = 0.0271462      PCLM    = 2.3314756      PDIBLC1 = 0.1139082 
+PDIBLC2 = 2.190674E-3    PDIBLCB = -0.1           DROUT   = 0.3246629 
+PSCBE1  = 5.144178E9     PSCBE2  = 5.047658E-10   PVAG    = 0.6854127 
+DELTA   = 0.01           RSH     = 106.9          MOBMOD  = 1 
+PRT     = 0              UTE     = -1.5           KT1     = -0.11 
+KT1L    = 0              KT2     = 0.022          UA1     = 4.31E-9 
+UB1     = -7.61E-18      UC1     = -5.6E-11       AT      = 3.3E4 
+WL      = 0              WLN     = 1              WW      = 0 
+WWN     = 1              WWL     = -1.205E-20     LL      = 0 
+LLN     = 1              LW      = 0              LWN     = 1 
+LWL     = 6.268E-21      CAPMOD  = 2              XPART   = 0.4 
+CGDO    = 2.79E-10       CGSO    = 2.79E-10       CGBO    = 1E-9 
+CJ      = 7.294625E-4    PB      = 0.9509988      MJ      = 0.4952483 
+CJSW    = 2.549068E-10   PBSW    = 0.99           MJSW    = 0.2932858 
+CF      = 0              PVTH0   = 5.98016E-3     PRDSW   = 14.8598424 

















C. Circuit Diagram for the Floating Node 
The bias voltage xi V for various stages (i = 1 to 11) was applied to the floating 
gate of each stage such that the existing floating gate potential Фf is corrected to Фc. The 
circuit diagram for the application of the bias voltage is shown in Figure C1. When the 
circuit is simulated in PSPICE it fails to converge at the floating gate. Hence a large 
resistance, R, in the range of 1E12 ohms was placed from floating gate node to ground as 












D. PSpice circuit input file for a floating gate CMOS inverter.  
Following is the PSPICE input file of a floating gate CMOS inverter shown in Figure 
C.1. 
 
Va 4 0 pwl(0n -3v  300n -3v 300.1n 0v 600n 0v 600.1n 3v 900n 3v) 
Vb 5 0 pwl(0n 3.0v 0.1n -3v 100n -3v 100.1n 0v 200n 0.0V 200.1n 3v 300n 3v 300.1n -
3v 400n -3v 400.1n 0.0v 500n 0.0v 500.1n 3v  
+ 600n 3v 600.1n -3v 700n -3v 700.1n 0.0v 800n 0.0v 800.1n 3v) 
Vdd 2 0 DC 3v 
Vss 6 0 DC 0v 
r 1 0 1e20 
M8 2 1 3 2 PMOS L=2.1u W=20.35u  
C5 2 1 1250.391f 
M3 6 1 3 6 NMOS L=2.1u W=4.2u  
C2 4 1 750.27742f 
C1 5 1 250.71918f 
.probe 
.tran 0n 900n 
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